

PART NUMBER: KX132-1211 Rev. 1.0 31-Jul-2019

### **Product Description**

The KX132-1211 is a tri-axis ±2g, ±4g, ±8g, or ±16g silicon micromachined accelerometer featuring a user-configurable 3-stage Advanced Data Path (ADP) consisting of a low-pass filter, low-pass/high-pass filter, and RMS calculation engine. The KX132-1211 accelerometer also features an advanced Wake-Up and Back-to-Sleep detection with a high-resolution threshold capability configurable down to 3.9 mg, 512-byte buffer that continues to record data even when being read, as well as embedded engines for orientation, Directional-Tap<sup>TM</sup>/Double-Tap<sup>TM</sup>, and Free fall detection. The sense element is fabricated using Kionix's proprietary plasma micromachining process technology. Acceleration sensing is based on the principle of a differential capacitance arising from acceleration-induced motion of the sense element, which further utilizes common mode



cancellation to decrease errors from process variation, temperature, and environmental stress. The sense element is hermetically sealed at the wafer level by bonding a second silicon lid wafer to the device wafer. A separate ASIC device packaged with the sense element provides signal conditioning and intelligent user-programmable application algorithms. The KX132-1211 accelerometers offer lower noise and improved linearity over of the entire temperature range. The accelerometer is delivered in a 2 x 2 x 0.9 mm LGA 12-pin plastic package operating from a 1.7V − 3.6V (VDD) / 1.2V − 3.6V (IO\_VDD) DC supplies. Internal voltage regulators are used to maintain constant internal operating voltages over the range of input supply voltages. This results in stable operating characteristics even if the supply voltage changes. I<sup>2</sup>C or SPI digital protocol is supported to configure the chip, read acceleration outputs, and check for updates to the orientation, Directional-Tap<sup>TM</sup>/Double-Tap<sup>TM</sup> detection, Free fall detection, and activity monitoring algorithms. Two configurable interrupt pins are also available to show the output of the embedded detection algorithms.

### Features

- Operating temperature range from -40°C to +105°C
- Small footprint: 2 x 2 x 0.9 mm LGA 12-pin package
- User-configurable g-range up to ±16g and Output Data Rate up to 25600Hz
- A user-configurable 3-stage Advanced Data Path (ADP) consisting of a low-pass filter, low-pass/high-pass filter, and RMS calculation engine.
- High resolution Wake-Up / Back-to-Sleep functions with threshold configurable down to 3.9 mg
- User accessible manufacturer and part ID registers
- Self-test Function

- Integrated Free fall, Directional-Tap<sup>™</sup> / Double-Tap<sup>™</sup>, and Device-orientation algorithms
- Improved ODR accuracy in Low Power mode over temperature
- Embedded 512-byte FIFO buffer continues to record data even when being read
- User-selectable Low Power or High-Performance modes
- Internal voltage regulator
- Digital I<sup>2</sup>C up to 3.4MHz and Digital SPI up to 10MHz
- Excellent temperature performance with high shock survivability
- RoHS / REACH compliant




PART NUMBER: KX132-1211 Rev. 1.0

31-Jul-2019

### Table of Contents

| FEATURES       1         TABLE OF CONTENTS       2         FUNCTIONAL DIAGRAM       4         PRODUCT SPECIFICATIONS       5         MECHANICAL       5         ELECTRICAL       6         Stort Up Time Profile       7         Current Profile       7         Power-On Procedure       8         ENVIRONMENTAL       9         Handling, Mounting, Soldering       9         FIGOT LIP       9         FIGON LIP       9         FEMINOLOGY       10         Zero-g offset       10         Sensitivity       10         Zero-g offset       10         Featory colibration       11         ASIC interface       11         Prictory colibration       11         APPLICATION SCHEMATIC       12         PACKORG DIMENSION AND ONENTATION       13         Different INTERFACE       17         Pr       C Strail INTERFACE       17         PACKORG DIMENSION AND ONENTATION       13         Orientation       14         DIGITAL INTERFACE       17         PACKORG DIMENSIONS AND ONENTATION       13         Orientation       14  | PRODUCT DESCRIPTION               | 1  |
|---|-----------------------------------|----|
| FUNCTIONAL DIAGRAM.       4         PRODUCT SPECIFICATIONS       5         MECHANICAL       5         ELICTRIKAL       6         Start Up Time Profile       7         Current Profile       7         Power-On Procedure       8         ENVIRONMENTAL       9         Handling, Mounting, Soldering       9         Floor Life       9         TERMINOLOGY       10         g       10         Self-test       10         Floor Life       10         Self-test       10         FunctionAITV       11         Sense element       11         ASUCAGE DIMENSIONS AND ORIENTATION       12         PACAGE DIMENSIONS AND ORIENTATION       13         Differsions       13         Orientation       14         DIGITAL INTERFACE       17         PC Segnal INTERFACE       17         PC Coreation       18         Writing to an 8-bit Register       20         Dota Transfer Sequences       21         Price Stift Timing Diagram       23         SPIC Consumment Constructions       23         SPI Communications       23  | FEATURES                          |    |
| PRODUCT SPECIFICATIONS       5         MECHANICAL       5         ELECTRICAL       6         Start Up Time Profile       7         Current Profile       7         Current Profile       7         Power-On Procedure       8         ENVIRONMENTAL       9         Handling, Mounting, Soldering       9         Floor Life       9         Mandling, Mounting, Soldering       10         Sense element       10         Zerorg offset       10         FunctionAlity       11         ASIC Interface       11         Factory calibration       11         APUCATION SCHEMATIC       12         Pho Descentrion       13         Dimensions       13         Orientation       14         DIGTAL INTERFACE       17         I <sup>2</sup> C SERIAL INTERF  | TABLE OF CONTENTS                 | 2  |
| MECHANICAL       5         ELECTRICAL       6         Start Up Time Profile       7         Current Profile       7         Current Profile       7         Power-On Procedure       8         ENVIRONMENTAL       9         Handling, Mounting, Soldering       9         Floor Life       9         Floor Life       9         TERMINOLOGY       10         2       2         Self-test       10         Self-test       10         Self-test       10         Self-test       11         ASIC Interface       11         ASIC Interface       11         APUCATION SCHEMATIC       12         PID DESCRIPTION       13         Dimensions       13         Orientation       14         DIGITAL INTERFACE       20         No Coperation       14         Distribution       12         Phomensions       23         SPI COMMUNICATIONS       24         4-Wirk SPI Interface       20         Reading from an 8-bit Register       20         Reading from an 8-bit Register       20         SPI   | FUNCTIONAL DIAGRAM                | 4  |
| ELECTRICAL         6           Start Up Time Profile         7           Current Profile         7           Power-On Procedure         8           ENVRONMENTAL         9           Handling, Mounting, Soldering         9           Floor Life         9           Floor Life         9           Floor Life         9           Sensitivity         10           Sensitivity         10           Sensitivity         10           Sensitivity         10           Sensitivity         10           Sense element         10           ASE (Interface         10           FUNCTIONALITY         11           Sense element         11           ASIC interface         11           Factory colibration         11           PIN DESCHPTION         12           PACKAGE DIMENSIONS AND OBLENTATION         13           Diemensions         13           Orientation         14           DIGITAL INTERFACE         17           PC SERIAL INTERFACE         17           PC Coparation         18           Writing to an 8-bit Register         20           Data Transfer   | PRODUCT SPECIFICATIONS            | 5  |
| Start Up Time Profile       7         Current Profile       7         Power-On Procedure       8         ENVIRONMENTAL       9         Handling, Mounting, Soldering       9         Filor Life       9         TERMINOLOGY       10         g       10         g -       10         Zero-g offset       10         Zero-g offset       10         Sensitivity       10         Sense element       11         ASIC interface       11         FUNCTIONALITY       11         Sense element       11         ASIC interface       11         PubCKAGE DIMENSIONS AND ORENTATION       12         PhOSCHEMATC       12         PhOSCHEMATC       12         PACKAGE DIMENSIONS AND ORENTATION       13         Orientation       14         DIGITAL INTERFACE       17         I <sup>2</sup> C SERIAL INTERFACE       17         I <sup>3</sup> C Operation       18         Writing to an 8-bit Register       20         Reading from an 8-bit Register       20         Data Transfer Sequences       21         I <sup>4</sup> C Timing Diagram       23         SPI  | MECHANICAL                        | 5  |
| Current Profile       7         Power-On Procedure       8         ENVIRONMENTAL       9         Handling, Mounting, Soldering       9         Floor Life       9         TerMINOLOGY       10         g       10         Sensitivity       10         Zero-g offset       10         Self-test       10         Self-test       10         Self-test       10         Sense element       11         ASIC Interface       11         Factory calibration       11         APULCATION SCHEMATIC       12         PIN DESCRIPTION       12         PACKAGE DIMENSIONS AND ORIENTATION       13         Dimensions       13         Direntation       14         DIGITAL INTERFACE       17         I <sup>2</sup> C SERIAL INTERFACE       17         I <sup>2</sup> C SERIAL INTERFACE       20         Reading from an 8-bit Register       20         Data Transfer Sequences       21 <t< td=""><td>ELECTRICAL</td><td>6</td></t<>  | ELECTRICAL                        | 6  |
| Power-On Procedure         8           Environmetrial         9           Handling, Mounting, Soldering         9           Floor Life         9           Floor Life         9           TerninoLOGY         10           g         10           Sensitivity         10           Zero-g offset         10           Sensitivity         11           Associal         11           Associal         12           Puctase Envent         11           Associal         13           Differition         12           Pic Senal InterNace         17           P <sup>2</sup> C Operation         18<  | Start Up Time Profile             | 7  |
| ENVIRONMENTAL       9         Handling, Mounting, Soldering       9         Floor Life       9         TERMINOLOGY       10         g       10         Sensitivity       10         Zero-g offset       10         Self-test       10         FUNCTIONALITY       11         Sense element       11         ASIC interface       11         Factory colibration       11         APPLICATION SCHEMATIC       12         PIN DESCRIPTION       12         PACKAGE DIMENSIONS AND ORIENTATION       13         Dimensions       13         Dimensions       13         Dimensions       13         DiffIcit INTERFACE       17         I <sup>2</sup> C SERIAL INTERFACE       17         I <sup>2</sup> C SERIAL INTERFACE       20         Reading from an 8-bit Register       20         Data Transfer Sequences       21  | 2                                 |    |
| Handling, Mounting, Soldering       9         Floor Life       9         TERMINOLOGY       10         g       10         Sensitivity       11         Sensitivity       11         Sensitivity       11         Sensitivity       11         Sensitivity       11         ASIC Interface       11         Factory calibration       11         Packace DIMENSIONS AND ORIENTATION       12         PNACKACE DIMENSIONS AND ORIENTATION       13         Dimensions       13         Orientation       14         DIGITAL INTERFACE       17         I <sup>2</sup> C Senal INTERFACE       17         I <sup>2</sup> C Senal INTER   | Power-On Procedure                | 8  |
| Floor Life       99         TREMINOLOGY       100         g       100         Sensitivity       100         Zero-g offset       100         Zero-g offset       100         Sensitivity       100         Zero-g offset       100         Sensitivity       111         ASIC Interface       111         ASIC Interface       111         Factory calibration       112         PIN DESCRIPTION       112         PACKAGE DIMENSIONS AND ORIENTATION       12         PACKAGE DIMENSIONS AND ORIENTATION       13         Difficit INTERFACE       17         I <sup>2</sup> C SENAL INTERFACE       17         I <sup>2</sup> C Operation       18   |                                   | _  |
| TERMINOLOGY       10         g       10         Sensitivity       10         Zero-g offset       10         Self-test       10         Self-test       10         Self-test       10         Sense element       11         ASIC interface       11         Factory calibration       11         ASIC interface       11         PIN DESCRIPTION       12         PACKAGE DIMENSIONS AND ORIENTATION       13         Dimensions       13         Drientation       14         DIGITAL INTERFACE       17         I <sup>2</sup> C SERIAL INTERFACE       20         Reading from an 8-bit Register       20         Data Transfer Sequences       21         HS-mode       22         I <sup>2</sup> C Timing Diagram       23         SPI Communications       24         4-Wire SPI Interface       24         4-Wire SPI Interface       25         4-Wire SPI Interface       25         3-Wire SPI Interface       25         3-   | Handling, Mounting, Soldering     | 9  |
| g         10           Sensitivity         10           Zero-g offset         10           Self-test         10           FUNCTIONALITY         10           Sense element         11           ASIC interface         11           ASIC interface         11           ASIC interface         11           PARCHAGE CAMPACTION         11           APPLICATION SCHEMATIC         12           PIN DESCRIPTION         12           PACKAGE DIMENSIONS AND ORIENTATION         13           Drientation         13           Orientation         14           DIGITAL INTERFACE         17           I <sup>2</sup> C SERIAL INTERFACE         17           I <sup>2</sup> C Operation         18           Writing to an 8-bit Register         20           Reading from an 8-bit Register         20           DOM Taransfer Sequences         21           HS-mode         22           I <sup>2</sup> C Timing Diagram         23           SPI ComMUNICATIONS         24           4-Wire SPI Interface         24           4-Wire SPI Interface         25           3-Wire SPI Interface         25           3-Wire SPI Timing Diagram | Floor Life                        | 9  |
| Sensitivity         10           Zero-g offset         10           Self-test         10           FUNCTIONALITY         11           Sense element         11           ASIC interface         11           ASIC interface         11           ASIC interface         11           ASIC interface         11           Pactory calibration         11           APPLICATION SCHEMATIC         12           PIN DESCRIPTION         12           PACKAGE DIMENSIONS AND ORIENTATION         13           Dimensions         13           Orientation         14           DIGITAL INTERFACE         17           I <sup>2</sup> C SERIAL INTERFACE         17           I <sup>2</sup> C Operation         18           Writing to an 8-bit Register         20           Data Transfer Sequences         21           HS-mode         22           I <sup>2</sup> C Timing Diagram         23           SPI COMMUNICATIONS         24           4-Wire SPI Interface         25           4-Wire SPI Interface         26           3-Wire SPI Timing Diagram         25           3-Wire SPI Timing Diagram         26                         |                                   |    |
| Zero-g offset       10         Self-test       10         FUNCTIONALITY       11         Sense element       11         ASIC interface       11         Factory calibration       11         Factory calibration       11         APPLICATION SCHEMATIC       12         PIN DESCRIPTION       12         PACKAGE DIMENSIONS AND ORIENTATION       13         Dimensions       13         Orientation       14         DIGITAL INTERFACE       17         P <sup>2</sup> C SERIAL INTERFACE       17         P <sup>2</sup> C Operation       18         Writing to an 8-bit Register       20         Data Transfer Sequences       21         HS-mode       22         I <sup>2</sup> C Timing Diagram       23         SPI Communications       24         4-Wire SPI Interface       24         4-Wire SPI Interface       24         4-Wire SPI Interface       25         3-Wire SPI Timing Diagram       25         3-Wire SPI Timing Diagram       26  | g                                 |    |
| Self-test         10           FUNCTIONALITY.         11           Sense element         11           ASIC interface         11           APPLICATION SCHEMATIC         12           PIN DESCRIPTION         12           PACKAGE DIMENSIONS AND ORIENTATION         12           Dimensions         13           Dirientation         14           DIGITAL INTERFACE         17           I <sup>2</sup> C SERIAL INTERFACE         17           I <sup>2</sup> C Operation         18           Writing to an 8-bit Register         20           Reading from an 8-bit Register         20           Data Transfer Sequences         21           HS-mode         23           SPI COMMUNICATIONS         24           4-Wire SPI Interface         24           4-Wire SPI Interface         25           3-Wire SPI Timing Diagram         25           3-Wire SPI Timing Diagram         25           3-Wire SPI Timing Diagram         26              | ,                                 |    |
| FUNCTIONALITY       11         Sense element       11         ASIC interface       11         Factory calibration       11         APPLICATION SCHEMATIC       12         PIN DESCRIPTION       12         PACKAGE DIMENSIONS AND ORIENTATION       13         Dimensions       13         Orientation       14         DIGITAL INTERFACE       17         I <sup>2</sup> C SERIAL INTERFACE       17         I <sup>2</sup> C Operation       18         Writing to an 8-bit Register       20         Reading from an 8-bit Register       20         Data Transfer Sequences       21         I <sup>2</sup> C Timing Diagram       23         SPI COMMUNICATIONS       24         4-Wire SPI Interface       26         I <sup>2</sup> A Wire SPI Interface       27         3-Wire SPI Timing Diagram       25         3-Wire SPI Timing Diagram       25         3-Wire SPI Timing Diagram       26                  | 5                                 |    |
| Sense element       11         ASIC interface       11         Factory calibration       11         Factory calibration       11         APPLICATION SCHEMATIC       12         PIN DESCRIPTION       12         PACKAGE DIMENSIONS AND ORIENTATION       13         Dimensions       13         Orientation       14         DIGITAL INTERFACE       17         I <sup>2</sup> C SERIAL INTERFACE       17         I <sup>2</sup> C Operation       18         Writing to an 8-bit Register       20         Reading from an 8-bit Register       20         Data Transfer Sequences       21         I <sup>2</sup> C Timing Diagram       23         SPI COMMUNICATIONS       24         4-Wire SPI Interface       26         3-Wire SPI Timing Diagram       25         3-Wire SPI Timing Diagram       26   | Self-test                         |    |
| ASIC interface       11         Factory calibration       11         APPLICATION SCHEMATIC       12         PIN DESCRIPTION       12         PACKAGE DIMENSIONS AND ORIENTATION       13         Dimensions       13         Orientation       14         DIGITAL INTERFACE       17         I <sup>2</sup> C SERIAL INTERFACE       17         I <sup>2</sup> C Operation       18         Writing to an 8-bit Register       20         Reading from an 8-bit Register       20         Data Transfer Sequences       21         I <sup>2</sup> C Timing Diagram       23         SPI COMMUNICATIONS       24         4-Wire SPI Interface       24         4-Wire SPI Interface       25         3-Wire SPI Timing Diagram       28  |                                   |    |
| Factory calibration       11         APPLICATION SCHEMATIC       12         PIN DESCRIPTION       12         PACKAGE DIMENSIONS AND ORIENTATION       13         Dimensions       13         Orientation       14         DIGITAL INTERFACE       17         I <sup>2</sup> C SERIAL INTERFACE       17         I <sup>2</sup> C Operation       18         Writing to an 8-bit Register       20         Reading from an 8-bit Register       20         Data Transfer Sequences       21         I <sup>2</sup> C Timing Diagram       23         SPI COMMUNICATIONS       24         4-Wire SPI Interface       24         4-Wire SPI Timing Diagram       25         4-Wire SPI Timing Diagram       25         3-Wire SPI Timing Diagram       28  |                                   |    |
| APPLICATION SCHEMATIC12PIN DESCRIPTION12PACKAGE DIMENSIONS AND ORIENTATION13Dimensions13Orientation14DIGITAL INTERFACE17I <sup>2</sup> C SERIAL INTERFACE17I <sup>2</sup> C Operation18Writing to an 8-bit Register20Reading from an 8-bit Register20Data Transfer Sequences21HS-mode22I <sup>2</sup> C Timing Diagram23SPI COMMUNICATIONS244-Wire SPI Interface244-Wire SPI Interface263-Wire SPI Interface273-Wire SPI Interface273-Wire SPI Interface263-Wire SPI Interface263-Wire SPI Interface273-Wire SPI Interface263-Wire SPI Interface263-Wire SPI Interface263-Wire SPI Interface273-Wire SPI Interface273-Wire SPI Interface28  | ,                                 |    |
| PIN DESCRIPTION12PACKAGE DIMENSIONS AND ORIENTATION13Dimensions13Orientation14DIGITAL INTERFACE17I <sup>2</sup> C SERIAL INTERFACE17I <sup>2</sup> C Operation18Writing to an 8-bit Register20Reading from an 8-bit Register20Data Transfer Sequences21HS-mode22I <sup>2</sup> C Timing Diagram23SPI COMMUNICATIONS244-Wire SPI Interface244-Wire SPI Interface253-Wire SPI Interface263-Wire SPI Interface273-Wire SPI Interface273-Wire SPI Timing Diagram28  | ,                                 |    |
| PACKAGE DIMENSIONS AND ORIENTATION       13         Dimensions       13         Orientation       14         DIGITAL INTERFACE       17         I <sup>2</sup> C SERIAL INTERFACE       17         I <sup>2</sup> C Operation       18         Writing to an 8-bit Register       20         Reading from an 8-bit Register       20         Data Transfer Sequences       21         HS-mode       22         I <sup>2</sup> C Timing Diagram       23         SPI COMMUNICATIONS       24         4-Wire SPI Timing Diagram       25         4-Wire Read and Write Registers       26         3-Wire SPI Interface       27         3-Wire SPI Interface       27         3-Wire SPI Interface       27         3-Wire SPI Interface       27         3-Wire SPI Timing Diagram       28  |                                   |    |
| Dimensions13Orientation14DIGITAL INTERFACE17I <sup>2</sup> C SERIAL INTERFACE17I <sup>2</sup> C Operation18Writing to an 8-bit Register20Reading from an 8-bit Register20Data Transfer Sequences21HS-mode22I <sup>2</sup> C Timing Diagram23SPI COMMUNICATIONS244-Wire SPI Interface244-Wire SPI Timing Diagram253-Wire SPI Interface263-Wire SPI Interface273-Wire SPI Timing Diagram28  |                                   |    |
| Orientation14DIGITAL INTERFACE17I²C SERIAL INTERFACE17I²C Operation18Writing to an 8-bit Register20Reading from an 8-bit Register20Data Transfer Sequences21HS-mode22I²C Timing Diagram23SPI COMMUNICATIONS244-Wire SPI Interface244-Wire SPI Timing Diagram254-Wire Read and Write Registers263-Wire SPI Timing Diagram28  |                                   |    |
| DIGITAL INTERFACE17I²C Serial INTERFACE.17I²C Operation18Writing to an 8-bit Register20Reading from an 8-bit Register20Data Transfer Sequences21HS-mode22I²C Timing Diagram23SPI COMMUNICATIONS244-Wire SPI Interface.244-Wire SPI Timing Diagram254-Wire Read and Write Registers263-Wire SPI Timing Diagram273-Wire SPI Timing Diagram28  |                                   |    |
| I <sup>2</sup> C SERIAL INTERFACE.       17         I <sup>2</sup> C Operation       18         Writing to an 8-bit Register       20         Reading from an 8-bit Register       20         Data Transfer Sequences       21         HS-mode       22         I <sup>2</sup> C Timing Diagram       23         SPI COMMUNICATIONS       24         4-Wire SPI Interface.       24         4-Wire SPI Timing Diagram       25         4-Wire Read and Write Registers       26         3-Wire SPI Timing Diagram       27         3-Wire SPI Timing Diagram       27         3-Wire SPI Timing Diagram       28  | Orientation                       |    |
| I <sup>2</sup> C Operation       18         Writing to an 8-bit Register       20         Reading from an 8-bit Register       20         Data Transfer Sequences       21         HS-mode       22         I <sup>2</sup> C Timing Diagram       23         SPI COMMUNICATIONS       24         4-Wire SPI Interface       24         4-Wire SPI Timing Diagram       25         3-Wire SPI Interface.       26         3-Wire SPI Timing Diagram       28   | DIGITAL INTERFACE                 |    |
| Writing to an 8-bit Register20Reading from an 8-bit Register20Data Transfer Sequences21HS-mode22I <sup>2</sup> C Timing Diagram23SPI COMMUNICATIONS244-Wire SPI Interface244-Wire SPI Timing Diagram254-Wire Read and Write Registers263-Wire SPI Interface273-Wire SPI Timing Diagram28  | I <sup>2</sup> C Serial Interface |    |
| Reading from an 8-bit Register20Data Transfer Sequences21HS-mode22I²C Timing Diagram23SPI COMMUNICATIONS244-Wire SPI Interface244-Wire SPI Timing Diagram254-Wire SPI Timing Diagram254-Wire Read and Write Registers263-Wire SPI Interface273-Wire SPI Timing Diagram28  | I <sup>2</sup> C Operation        |    |
| Data Transfer Sequences.21HS-mode22I <sup>2</sup> C Timing Diagram23SPI COMMUNICATIONS244-Wire SPI Interface244-Wire SPI Timing Diagram254-Wire Read and Write Registers263-Wire SPI Interface273-Wire SPI Timing Diagram28   | Writing to an 8-bit Register      |    |
| HS-mode22I²C Timing Diagram23SPI COMMUNICATIONS244-Wire SPI Interface244-Wire SPI Timing Diagram254-Wire Read and Write Registers263-Wire SPI Interface273-Wire SPI Timing Diagram28  | Reading from an 8-bit Register    |    |
| I <sup>2</sup> C Timing Diagram   | Data Transfer Sequences           |    |
| SPI COMMUNICATIONS244-Wire SPI Interface.244-Wire SPI Timing Diagram254-Wire Read and Write Registers263-Wire SPI Interface.273-Wire SPI Timing Diagram28   | HS-mode                           |    |
| 4-Wire SPI Interface  | I <sup>2</sup> C Timing Diagram   |    |
| 4-Wire SPI Timing Diagram   | SPI COMMUNICATIONS                | 24 |
| 4-Wire Read and Write Registers   | 4-Wire SPI Interface              |    |
| 4-Wire Read and Write Registers   |                                   |    |
| 3-Wire SPI Timing Diagram   | 4-Wire Read and Write Registers   |    |
|   | 3-Wire SPI Interface              |    |
| 3-Wire Read and Write Registers   | 3-Wire SPI Timing Diagram         |    |
|   | 3-Wire Read and Write Registers   |    |




| REVISION HISTORY |  |
|------------------|--|
| APPENDIX         |  |



PART NUMBER: KX132-1211 Rev. 1.0 31-Jul-2019

### **Functional Diagram**





31-Jul-2019

### **Product Specifications**

#### Mechanical

| (specificati                       | ons are for operation at 2.           | 5V and $T = 2$ | 25C unless s         | tated otherwi         | se)   |
|------------------------------------|---------------------------------------|----------------|----------------------|-----------------------|-------|
| Pa                                 | irameters                             | Units          | Min                  | Typical               | Max   |
| Operating Temperatur               | e Range                               | °C             | -40                  | -                     | +105  |
| Zero-g Offset                      |                                       | mg             |                      | ±25                   | ±90   |
| Zero-g Offset Variation            | n from RT over Temp.                  | mg/⁰C          |                      | 0.25                  |       |
|                                    | GSEL1=0, GSEL0=0 (±2g)                |                | 15401                | 16384                 | 17367 |
| Separativity (16 hit)              | GSEL1=0, GSEL0=1 (±4g)                | agunto/a       | 7700                 | 8192                  | 8684  |
| Sensitivity <sup>1</sup> (16 bit)  | GSEL1=1, GSEL0=0 (±8g)                | counts/g       | 3850                 | 4096                  | 4342  |
|                                    | GSEL1=1, GSEL0=1 (±16g)               |                | 1925                 | 2048                  | 2171  |
|                                    | GSEL1=0, GSEL0=0 (±2g)                |                |                      | 64                    |       |
| Sensitivity                        | GSEL1=0, GSEL0=1 (±4g)                | counts/g       |                      | 32                    |       |
| (Buffer 8-bit mode) <sup>1,2</sup> | GSEL1=1, GSEL0=0 (±8g)                | counts/g       |                      | 16                    |       |
|                                    | GSEL1=1, GSEL0=1 (±16g)               |                |                      | 8                     |       |
| Sensitivity Variation fro          | om RT over Temperature                | %/ºC           |                      | 0.01 (xy)<br>0.03 (z) |       |
| Positive Self-Test Out             | out change on Activation <sup>3</sup> | g              | 0.25 (xy)<br>0.2 (z) | 0.5                   | 0.75  |
| Mechanical Signal Bar              | ndwidth (-3dB) <sup>4</sup>           | Hz             |                      | 4200 (xy)<br>2900 (z) |       |
| Non-Linearity                      |                                       | % of FS        |                      | 0.5                   |       |
| Cross Axis Sensitivity             |                                       | %              |                      | 2                     |       |
| Noise <sup>5</sup>                 | RMS                                   | mg             |                      | 0.7                   |       |
|                                    | Density                               | µg/√Hz         |                      | 130                   |       |

Table 1: Mechanical Specifications

Notes:

- 1. Resolution and acceleration ranges are user selectable via  $I^2C \mbox{ or SPI}$
- 2. Sensitivity is proportional to BRES in BUF\_CNTL2.
- 3. Requires changing of STPOL bit in INC1 register to 1 prior to performing self-test
- 4. Signal bandwidth varies with Output Data Rate (ODR), and Low Pass Filter setting. Measured with ODR = 25600Hz, LPRO = 1 settings.
- 5. Noise varies with ODR, power mode, and the Average Filter Control (AVC) settings. Measured with RES = 1, ODR = 50Hz, IIR\_BYPASS = 0, LPRO = 1 settings.



31-Jul-2019

### Electrical

(specifications are for operation at 2.5V and T = 25C unless stated otherwise)

|   | Parameters  | Units  | Min          | Typical           | Max          |  |
|---|---|--------|--------------|-------------------|--------------|--|
| Supply Voltage (VDD)                        | Operating   | V      | 1.7          | 2.5               | 3.6          |  |
| I/O Pads Supply                             | SPI, I <sup>2</sup> C (Fast/Standard mode)  | V      | 1.2          |                   | 3.6          |  |
| Voltage (IO_VDD)                            | I <sup>2</sup> C (High Speed mode)  | v      | 1.7          |                   | 3.6          |  |
|   | Operating (High Performance with Wake-up<br>Detection) ODR=400Hz                              |        |              | 148               |              |  |
| Current Consumption<br>(Accelerometer Only) | Operating (Low power with Wake-up detection)<br>ODR=0.781Hz <sup>1</sup>                      | μA     |              | 0.53              |              |  |
|   | Operating (Low Power with Wake-up detection plus Advanced Data Path) ODR=0.781Hz <sup>7</sup> |        |              | 0.67              |              |  |
| Standby Current Cons                        | umption   | μΑ 0.5 |              |                   |              |  |
| Output Low Voltage                          | (IO_VDD < 2V)   | V      | -            | -                 | 0.2 * IO_VDD |  |
| (VoL) <sup>2</sup>                          | (IO_VDD ≥ 2V)   | V      | -            | -                 | 0.4          |  |
| Output High Voltage (\                      | /он)  | V      | 0.8 * IO_VDD | -                 | -            |  |
| Input Low Voltage (VIL                      | )   | V      | -            | -                 | 0.2 * IO_VDD |  |
| Input High Voltage (Vı                      | 4)  | V      | 0.8 * IO_VDD | -                 | -            |  |
| Start Up Time <sup>3</sup>                  |   | ms     | 2            |                   | 1300         |  |
| Power Up Time <sup>4</sup>                  |   | ms     |              | 20                | 50           |  |
| I <sup>2</sup> C Communication Ra           | ite   | MHz    |              |                   | 3.4          |  |
| I <sup>2</sup> C Slave Address (7-b         | pit)  |        |              | 0x1E / 0x1F       |              |  |
| WHO_AM_I register va                        | alue  |        |              | 0x3D              |              |  |
| Output Data Rate (OD                        | R) <sup>5</sup>   | Hz     | 0.781        | 50                | 25600        |  |
| Output Signal Bandwic                       |   | Hz     |              | ODR/9 or<br>ODR/2 |              |  |

Table 2: Electrical Specifications

Notes:

- 1. Current varies with Output Data Rate (ODR) as shown in Figure 2, types and number of enabled digital engines, the average filter control settings, and VDD. Measured with OWUF<2:0> = 0, OSA<3:0> = 0, AVC<2:0> = 1, LPSTPSEL = 1.
- 2. For I<sup>2</sup>C communication, this assumes a minimum 1.5kΩ pull-up resistor on SCL and SDA pins.
- 3. Start up time is from PC1 set to valid outputs. Time varies with ODR, Power Mode, and FSTUP bit setting (see Figure 1).
- 4. Power up time is from VDD valid to device boot completion.
- 5. Typical values. ODR is user-selectable via I<sup>2</sup>C or SPI. See ODCNTL register for details.
- 6. Refers to accelerometer's raw output data. Additional bandwidth control is available using the Advanced Data Path (ADP) engine.
- 7. Measured with RMS\_AVC<2:0> = 1, OADP<3:0> = 0, LPSTPSEL = 0.



31-Jul-2019

### Start Up Time Profile




Figure 1: Start Up Time Diagram

### **Current Profile**




Figure 2: Current as a function of Output Data Rate (ODR) and Power Mode Settings



PART NUMBER: KX132-1211 Rev. 1.0

31-Jul-2019

### **Power-On Procedure**

Proper functioning of power-on reset (POR) is dependent on the specific **VDD**, **VDD**<sub>LOW</sub>, **T**<sub>VDD</sub> (rise time), and **T**<sub>VDD\_OFF</sub> profile of individual applications. It is recommended to minimize **VDD**<sub>LOW</sub>, and **T**<sub>VDD</sub>, and maximize **T**<sub>VDD\_OFF</sub>. It is also advised that the **VDD** ramp up time **T**<sub>VDD</sub> be monotonic. Note that the outputs will not be stable until **VDD** has reached its final value.

To assure proper POR, the application should be evaluated over the customer specified range of VDD,  $VDD_{LOW}$ ,  $T_{VDD}$ ,  $T_{VDD\_OFF}$  and temperature as POR performance can vary depending on these parameters.

Please refer to Technical Note <u>TN027 Power-On Procedure</u> for more information.



### Environmental

| Paran                | neters          | Units | Min  | Typical                           | Max  |
|----------------------|-----------------|-------|------|-----------------------------------|------|
| Supply Voltage (VDD) | Absolute Limits | V     | -0.3 | -                                 | 3.60 |
| Operating Temperatur | e Range         | °C    | -40  | -                                 | +105 |
| Storage Temperature  | Range           | °C    | -55  | -                                 | +150 |
| Mech. Shock (powered | g               | -     | -    | 5000 for 0.5ms<br>10000 for 0.2ms |      |
| ESD                  | НВМ             | V     | -    | -                                 | 2000 |

Table 3: Environmental Specifications



Caution: ESD Sensitive and Mechanical Shock Sensitive Component, improper handling can cause permanent damage to the device.





This product is in conformance with RoHS directive, REACH regulation, and is Halogen-Free. For the current certificate of compliance, visit www.kionix.com website.

#### Handling, Mounting, Soldering

For package handling, mounting, and soldering guidelines, see <u>TN007 Package Handling, Mounting, and</u> <u>Soldering Guidelines</u> technical note.

#### Floor Life

Factory floor life exposure of the KX132-1211 reels removed from the moisture barrier bag should not exceed a maximum of 168 hours at 30C/60%RH. If this floor life is exceeded, the parts should be dried per the IPC/JEDEC J-STD-033D standard (or latest revision).



#### Terminology

g

A unit of acceleration equal to the acceleration of gravity at the earth's surface.

$$1g = 9.8 \frac{m}{s^2}$$

One thousandth of a g (0.0098 m/  $s^2$ ) is referred to as 1 milli-g (1 mg).

#### Sensitivity

The sensitivity of an accelerometer is the change in output per unit of input acceleration at nominal VDD and temperature. The term is essentially the gain of the sensor expressed in counts per g (counts/g) or LSB's per g (LSB/g). Occasionally, sensitivity is expressed as a resolution, i.e. milli-g per LSB (mg/LSB) or milli-g per count (mg/count). Sensitivity for a given axis is determined by measurements of the formula:

Sensitivity = 
$$\frac{(Output@+1g - Output@-1g)}{2g}$$

The sensitivity tolerance describes the range of sensitivities that can be expected from a large population of sensors at room temperature and over life. When the temperature deviates from room temperature (25°C), the sensitivity will vary by the amount shown in Table 1.

#### Zero-g offset

Zero-g offset or 0-g offset describes the actual output of the accelerometer when no acceleration is applied. Ideally, the output would always be in the middle of the dynamic range of the sensor (content of the OUTX, OUTY, OUTZ registers = 00, expressed as a 2's complement number). However, because of mismatches in the sensor, calibration errors, and mechanical stress, the output can deviate from 00. This deviation from the ideal value is called 0-g offset. The zero-g offset tolerance describes the range of 0-g offsets of a population of sensors over the operating temperature range.

#### Self-test

Self-test allows a functional test of the sensor without applying a physical acceleration to it. When activated, an electrostatic force is applied to the sensor, simulating an input acceleration. The sensor outputs respond accordingly. If the output signals change within the amplitude specified in Table 1, then the sensor is working properly and the parameters of the interface chip are within the defined specifications.



PART NUMBER: KX132-1211 Rev. 1.0 31-Jul-2019

#### Functionality

#### Sense element

The sense element is fabricated using Kionix's proprietary plasma micromachining process technology. This process technology allows Kionix to create mechanical silicon structures, which are essentially mass-spring systems that move in the direction of the applied acceleration. Acceleration sensing is based on the principle of a differential capacitance arising from the acceleration-induced motion. Capacitive plates on the moving mass move relative to fixed capacitive plates anchored to the substrate. The sense element is hermetically sealed at the wafer level by bonding a second silicon lid wafer to the device using a glass frit.

#### **ASIC** interface


A separate ASIC device packaged with the sense element provides all of the signal conditioning and communication with the sensor. The complete measurement chain is composed by a low-noise capacitance to voltage amplifier, which converts the differential capacitance of the MEMS sensor into an analog voltage that is sent through an analog-to-digital converter. The acceleration data may be accessed through the I<sup>2</sup>C or SPI digital communications provided by the ASIC. In addition, the ASIC contains all of the logic to allow the user to choose data rates, g-ranges, filter settings, and interrupt logic.

#### **Factory calibration**

Kionix trims the offset and sensitivity of each accelerometer by adjusting gain (sensitivity) and 0-g offset trim codes stored in nonvolatile memory (OTP). Additionally, all functional register default values are also programmed into the nonvolatile memory. Every time the device is turned on or a software reset command is issued, the trimming parameters and default register values are downloaded into the volatile registers to be used during active operation. This allows the device to function without further calibration.



#### **Application Schematic**



#### **Pin Description**

| Pin | Name     | Description  |
|-----|----------|--|
| 1   | SDO/ADDR | Serial Data Out pin during 4-wire SPI communication and part of the device address during I2C communication. Do not leave floating.  |
| 2   | SDI/SDA  | SPI Data input / I2C Serial Data   |
| 3   | IO_VDD   | The power supply input for the digital communication bus. Optionally decouple this pin to ground with a 0.1uF ceramic capacitor.     |
| 4   | TRIG     | Trigger pin for FIFO buffer control. Connect to GND when not using external trigger option.  |
| 5   | INT1     | Physical Interrupt 1 (Push-Pull). The pin is in High-Z state during POR and is driven LOW following POR. Leave floating if not used. |
| 6   | INT2     | Physical Interrupt 2 (Push-Pull). The pin is in High-Z state during POR and is driven LOW following POR. Leave floating if not used. |
| 7   | VDD      | The power supply input. Decouple this pin to ground with a 0.1uF ceramic capacitor.  |
| 8   | GND      | Ground   |
| 9   | GND      | Ground   |
| 10  | nCS      | Chip Select (active LOW) for SPI communication. Connect to IO_VDD for I2C communication. Do not leave floating.                      |
| 11  | NC       | Not Internally Connected. Can be connected to VDD, IO_VDD, GND or leave floating.  |
| 12  | SCLK/SCL | SPI and I2C Serial Clock   |

Table 4: Pin Description




PART NUMBER: KX132-1211 Rev. 1.0

31-Jul-2019

#### **Package Dimensions and Orientation**

#### Dimensions


2 x 2 x 0.9 mm LGA 12-pin



All dimensions and tolerances conform to ASME Y14.5M-1994



### Orientation



When device is accelerated in +X, +Y or +Z direction, the corresponding output will increase.

#### Static X/Y/Z Output Response versus Orientation to Earth's surface (1g): GSEL1=0, GSEL0=0 (±2g)

| Position             | 1      |     | 2      |       | 3      |     | 4      |     | 5             |     | 6             |     |
|----------------------|--------|-----|--------|-------|--------|-----|--------|-----|---------------|-----|---------------|-----|
| Diagram              |        |     |        |       |        |     |        |     | Top<br>Bottom |     | Bottom<br>Top |     |
| Resolution<br>(bits) | 16     | 8   | 16     | 8     | 16     | 8   | 16 8   |     | 16            | 8   | 16            | 8   |
| X (counts)           | +16384 | +64 | 0      | 0     | -16384 | -64 | 0      | 0   | 0             | 0   | 0             | 0   |
| Y (counts)           | 0      | 0   | -16384 | -64   | 0      | 0   | +16384 | +64 | 0             | 0   | 0             | 0   |
| Z (counts)           | 0      | 0   | 0      | 0     | 0      | 0   | 0      | 0   | +16384        | +64 | -16384        | -64 |
|                      |        |     |        |       |        |     |        |     |               |     |               |     |
| X-Polarity           | +      |     | 0      |       | -      |     | 0      |     | 0             |     | 0             |     |
| Y-Polarity           | 0      |     | -      | - 0 - |        | +   |        | 0   |               | 0   |               |     |
| Z-Polarity           | 0      |     | 0      |       | 0      |     | 0      | +   |               | -   |               |     |



Earth's Surface



Rev. 1.0

31-Jul-2019

### Static X/Y/Z Output Response versus Orientation to Earth's surface (1g):

| Position             | 1     |     | 2     |     | 3         |   | 4     |     | 5             |     | 6             |        |
|----------------------|-------|-----|-------|-----|-----------|---|-------|-----|---------------|-----|---------------|--------|
| Diagram              |       |     |       |     |           |   |       |     | Top<br>Bottom | ו   | Bottom<br>Top | ו<br>] |
| Resolution<br>(bits) | 16    | 8   | 16    | 8   | 16        | 8 | 16    | 8   | 16            | 8   | 16            | 8      |
| X (counts)           | +8192 | +32 | 0     | 0   | -8192 -32 |   | 0     | 0   | 0             | 0   | 0             | 0      |
| Y (counts)           | 0     | 0   | -8192 | -32 | 0         | 0 | +8192 | +32 | 0             | 0   | 0             | 0      |
| Z (counts)           | 0     | 0   | 0     | 0   | 0         | 0 | 0     | 0   | +8192         | +32 | -8192         | -32    |
|                      |       |     |       |     |           |   |       |     |               |     |               |        |
| X-Polarity           | +     |     | 0     |     | -         |   | 0     |     | 0             |     | 0             |        |
| Y-Polarity           | 0     |     | -     |     | 0         |   | +     |     | 0             |     | 0             |        |
| Z-Polarity           | 0     |     | 0     |     | 0         |   | 0     |     | +             |     | -             |        |

GSEL1=0, GSEL0=1 (±4g)

### (1g)

#### Earth's Surface

### Static X/Y/Z Output Response versus Orientation to Earth's surface (1g):

GSEL1=1, GSEL0=0 (±8g)

|       |                           |  |  |  |  | 4   |   | 5   |  | 6  |  |
|-------|---------------------------|--|--|--|--|---|---|---|--|--|--|
|       |                           |  |  |  | $\begin{array}{c c} 3 & 4 \\ \hline \bullet & \hline$ |   | Top<br>Bottom   |   | Botton<br>Top  | ก<br>]   |  |
| 16    | 8                         | 16                                       | 8  | 16   | 8  | 16 8  |   | 16  | 8  | 16   | 8  |
| +4096 | +16                       | 0  | 0  | -4096  | -16  | 0   | 0   | 0   | 0  | 0  | 0  |
| 0     | 0                         | -4096                                    | -16  | 0  | 0  | +4096   | +16   | 0   | 0  | 0  | 0  |
| 0     | 0                         | 0  | 0  | 0  | 0  | 0   | 0   | +4096   | +16  | -4096  | -16  |
| +     |                           | 0  | 0 -  |  |  | 0   |   | 0   |  | 0  |  |
| 0     |                           | -  |  | 0  |  | +   |   | 0   |  | 0  |  |
| 0     |                           | 0  |  | 0  |  | 0   |   | +   |  | -  |  |
|       | +4096<br>0<br>0<br>+<br>0 | +4096 +16<br>0 0<br>0 0<br>+<br><b>0</b> | +4096 +16 0<br>0 0 -4096<br>0 0 0<br>+ 0<br>0 -4096<br>0 -4096<br> | +4096 +16 0 0<br>0 0 -4096 -16<br>0 0 0 0 0<br>+ 0 0<br>+ 0<br>0 - | $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$   | $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | $\begin{array}{c c c c c c c c c c c c c c c c c c c $ |

Earth's Surface



KX132-1211

Rev. 1.0

31-Jul-2019

### Static X/Y/Z Output Response versus Orientation to Earth's surface (1g):

| Position             | 1     |    | 2     |    | 3     |    | 4     |    | 5             |    | 6             |    |
|----------------------|-------|----|-------|----|-------|----|-------|----|---------------|----|---------------|----|
| Diagram              |       |    |       |    |       |    |       |    | Top<br>Bottom |    | Bottom<br>Top |    |
| Resolution<br>(bits) | 16    | 8  | 16    | 8  | 16    | 8  | 16 8  |    | 16            | 8  | 16            | 8  |
| X (counts)           | +2048 | +8 | 0     | 0  | -2048 | -8 | 0     | 0  | 0             | 0  | 0             | 0  |
| Y (counts)           | 0     | 0  | -2048 | -8 | 0     | 0  | +2048 | +8 | 0             | 0  | 0             | 0  |
| Z (counts)           | 0     | 0  | 0     | 0  | 0     | 0  | 0     | 0  | +2048         | +8 | -2048         | -8 |
| X-Polarity           | +     |    | 0     |    | -     |    | 0     |    | 0             |    | 0             |    |
| Y-Polarity           | 0     |    | -     |    | 0     |    | +     |    | 0             |    | 0             |    |
| Z-Polarity           | 0     |    | 0     |    | 0     |    | 0     |    | +             |    | -             |    |

GSEL1=1, GSEL0=1 (±16g)

Earth's Surface



31-Jul-2019

### **Digital Interface**

The Kionix KX132-1211 digital accelerometer can communicate via the I<sup>2</sup>C and SPI digital serial interface protocols. This allows for easy system integration by eliminating analog-to-digital converter requirements and by providing direct communication with system micro-controllers.

The serial interface terms and descriptions as indicated in Table 5 below will be observed throughout this document.

| Description   |
|---|
| The device that transmits data to the bus.  |
| The device that receives data from the bus.   |
| The device that initiates a transfer, generates clock signals, and terminates a transfer. |
| The device addressed by the Master.   |
|   |

Table 5: Serial Interface Terminologies

#### I<sup>2</sup>C Serial Interface

As previously mentioned, the KX132-1211 can communicate on an I<sup>2</sup>C bus. I<sup>2</sup>C is primarily used for synchronous serial communication between a Master device and one or more Slave devices. The Master, typically a micro controller, provides the serial clock signal and addresses Slave devices on the bus. The KX132-1211 always operates as a Slave device during standard Master-Slave I<sup>2</sup>C operation.

I<sup>2</sup>C is a two-wire serial interface that contains a Serial Clock (SCL) line and a Serial Data (SDA) line. SCL is a serial clock that is provided by the Master, but can be held LOW by any Slave device, putting the Master into a wait condition. SDA is a bi-directional line used to transmit and receive data to and from the interface. Data is transmitted MSB (Most Significant Bit) first in 8-bit per byte format, and the number of bytes transmitted per transfer is unlimited. The I<sup>2</sup>C bus is considered free when both lines are HIGH.

The I<sup>2</sup>C interface is compliant with high-speed mode, fast mode and standard mode I<sup>2</sup>C protocols.



PART NUMBER: KX132-1211 Rev. 1.0 31-Jul-2019

### I<sup>2</sup>C Operation

Transactions on the I<sup>2</sup>C bus begin after the Master transmits a start condition (S), which is defined as a HIGH-to-LOW transition on the data line while the SCL line is held HIGH. The bus is considered busy after this condition. The next byte of data transmitted after the start condition contains the Slave Address (SAD) in the seven MSBs (Most Significant Bits), and the LSB (Least Significant Bit) tells whether the Master will be receiving data '1' from the Slave or transmitting data '0' to the Slave. When a Slave Address is sent, each device on the bus compares the seven MSBs with its internally stored address. If they match, the device considers itself addressed by the Master. The KX132-1211 Slave Address is comprised of a user programmable part, a factory programmable part, and a fixed part, which allows for connection of multiple accelerometers to the same I<sup>2</sup>C bus. The Slave Address associated with the KX132-1211 is 00111YX, where the user programmable bit X, is determined by the assignment of ADDR (pin 1) to GND or IO\_VDD. Also, the factory programmable bit Y is set at the factory. **For KX132-1211, the factory programmable le I**<sup>2</sup>C addresses for KX132-1211. As a result, up to four accelerometers can be implemented on a shared I<sup>2</sup>C bus as shown in Figure 3 (e.g. two KX132-1211 accelerometers and two other accelerometers with factory programmable bit Y set to **0**).

|             |             |                  |         |     |     |     |     |     | Y   | Х   |     |
|-------------|-------------|------------------|---------|-----|-----|-----|-----|-----|-----|-----|-----|
| Description | ADDR<br>pin | 7-bit<br>Address | Address | <7> | <6> | <5> | <4> | <3> | <2> | <1> | <0> |
| I2C Wr      | GND         | 0x1E             | 0x3C    | 0   | 0   | 1   | 1   | 1   | 1   | 0   | 0   |
| I2C Rd      | GND         | 0x1E             | 0x3D    | 0   | 0   | 1   | 1   | 1   | 1   | 0   | 1   |
| I2C Wr      | IO_VDD      | 0x1F             | 0x3E    | 0   | 0   | 1   | 1   | 1   | 1   | 1   | 0   |
| I2C Rd      | IO_VDD      | 0x1F             | 0x3F    | 0   | 0   | 1   | 1   | 1   | 1   | 1   | 1   |

Table 6: I<sup>2</sup>C Slave Addresses for KX132-1211

It is mandatory that receiving devices acknowledge (ACK) each transaction. Therefore, the transmitter must release the SDA line during this ACK pulse. The receiver then pulls the data line LOW so that it remains stable LOW during the HIGH period of the ACK clock pulse. A receiver that has been addressed, whether it is Master or Slave, is obliged to generate an ACK after each byte of data has been received. To conclude a transaction, the Master must transmit a stop condition (P) by transitioning the SDA line from LOW to HIGH while SCL is HIGH. The I<sup>2</sup>C bus is now free. Note that if the KX132-1211 is accessed through I<sup>2</sup>C protocol before the startup is finished a NACK signal is sent.



PART NUMBER: KX132-1211 Rev. 1.0 31-Jul-2019

IO\_VDD 4 Д Δ Δ R R Ş SDA SCL MCU SDA SDA SDA SDA ADDR ADDR ADDR ADDR SCL SCL SCL SCL I2C Device 1 I2C Device 2 I2C Device 3 I2C Device 4 =

| I <sup>2</sup> C Device | Part<br>Number | ADDR<br>Pin | Slave<br>Address | Bit Y (Bit 1 in 7-bit address) |
|-------------------------|----------------|-------------|------------------|--------------------------------|
| 1                       | KX132-1211     | GND         | 0x1E             | Factory Set to 1               |
| 2                       | KX132-1211     | IO_VDD      | 0x1F             | Factory Set to 1               |
| 3                       | *KXMMM         | GND         | 0x1C             | Factory Set to 0               |
| 4                       | *KXMMM         | IO_VDD      | 0x1D             | Factory Set to 0               |

\* KXMMM - contact Kionix sales representative for list of compatible devices

Figure 3: Multiple KX132-1211 Accelerometers on a Shared I<sup>2</sup>C Bus



PART NUMBER: KX132-1211 Rev. 1.0 31-Jul-2019

#### Writing to an 8-bit Register

Upon power up, the Master must write to the KX132's control registers to set its operational mode. Therefore, when writing to a control register on the I<sup>2</sup>C bus, as shown Sequence 1 on the following page, the following protocol must be observed: After a start condition, SAD+W transmission, and the KX132-1211 ACK has been returned, an 8-bit Register Address (RA) command is transmitted by the Master. This command is telling the KX132-1211 to which 8-bit register the Master will be writing the data. Since this is I<sup>2</sup>C mode, the LSB of the RA command should always be zero (0). The KX132-1211 acknowledges the RA and the Master transmits the data to be stored in the 8-bit register. The KX132-1211 acknowledges that it has received the data and the Master transmits a stop condition (P) to end the data transfer. The data sent to the KX132-1211 is now stored in the appropriate register. The KX132-1211 automatically increments the received RA commands and, therefore, multiple bytes of data can be written to sequential registers after each Slave ACK as shown in Sequence 2 on the following page.

Note\*\* If a STOP condition is sent on the least significant bit of write data or the following master acknowledge cycle, the last write operation is not guaranteed and it may alter the content of the affected registers

#### Reading from an 8-bit Register

When reading data from a KX132-1211 8-bit register on the I<sup>2</sup>C bus, as shown in Sequence 3 on the next page, the following protocol must be observed: The Master first transmits a start condition (S) and the appropriate Slave Address (SAD) with the LSB set at '0' to write. The KX132-1211 acknowledges and the Master transmits the 8-bit RA of the register it wants to read. The KX132-1211 again acknowledges, and the Master transmits a repeated start condition (Sr). After the repeated start condition, the Master addresses the KX132-1211 with a '1' in the LSB (SAD+R) to read from the previously selected register. The Slave then acknowledges and transmits the data from the requested register. The Master does not acknowledge (NACK) it received the transmitted data, but transmits a stop condition to end the data transfer. Note that the KX132-1211 automatically increments through its sequential registers, allowing data to be read from multiple registers following a single SAD+R command as shown below in Sequence 4 on the following page. Reading data from a buffer read register is a special case because if register address (RA) is set to buffer read register (BUF\_READ) in Sequence 4, the register auto-increment feature is automatically disabled. Instead, the Read Pointer will increment to the next data in the buffer, thus allowing reading multiple bytes of data from the buffer using a single SAD+R command.

Note\*\* Accelerometer's output data should be read in a single transaction using the auto-increment feature to prevent output data from being updated prior to intended completion of the read transaction.



#### Data Transfer Sequences

The following information illustrates the variety of data transfers that can occur on the I<sup>2</sup>C bus and how the Master and Slave interact during these transfers. Table 7 defines the I<sup>2</sup>C terms used during the data transfers.

| Term | Definition                |
|------|---------------------------|
| S    | Start Condition           |
| Sr   | Repeated Start Condition  |
| SAD  | Slave Address             |
| W    | Write Bit                 |
| R    | Read Bit                  |
| ACK  | Acknowledge               |
| NACK | Not Acknowledge           |
| RA   | Register Address          |
| Data | Transmitted/Received Data |
| Р    | Stop Condition            |
|      | Table 7: 12C Terms        |

Table 7: I<sup>2</sup>C Terms

Sequence 1: The Master is writing one byte to the Slave

| Master | S | SAD + W |     | RA |     | DATA |     | Р |
|--------|---|---------|-----|----|-----|------|-----|---|
| Slave  |   |         | ACK |    | ACK |      | ACK |   |

Sequence 2: The Master is writing multiple bytes to the Slave

| Master | S | SAD + W |     | RA |     | DATA |     | DATA |     | Р |
|--------|---|---------|-----|----|-----|------|-----|------|-----|---|
| Slave  |   |         | ACK |    | ACK |      | ACK |      | ACK |   |

Sequence 3: The Master is receiving one byte of data from the Slave

| Master | S | SAD + W |     | RA |     | Sr | SAD + R |     |      | NACK | Р |
|--------|---|---------|-----|----|-----|----|---------|-----|------|------|---|
| Slave  |   |         | ACK |    | ACK |    |         | ACK | DATA |      |   |

**Sequence 4:** The Master is receiving multiple bytes of data from the Slave

| Master | S | SAD + W |     | RA |     | Sr | SAD + R |     |      | ACK |      | NACK | Р |
|--------|---|---------|-----|----|-----|----|---------|-----|------|-----|------|------|---|
| Slave  |   |         | ACK |    | ACK |    |         | ACK | DATA |     | DATA |      |   |



PART NUMBER: KX132-1211

Rev. 1.0

31-Jul-2019

#### **HS-mode**

To enter the 3.4MHz high speed mode of communication, the device must receive the following sequence of conditions from the master: a Start condition followed by a Master code (00001XXX) and a Master Non-acknowledge. Once recognized, the device switches to HS-mode communication. Read/write data transfers then proceed as described in the sequences above. Devices return to the FS-mode after a STOP occurrence on the bus.

**Sequence 5:** HS-mode data transfer of the Master writing multiple bytes to the Slave

| Speed  |   | FS-mode |      |    | HS-mode |     |    |     |      |     |   | FS-mode |
|--------|---|---------|------|----|---------|-----|----|-----|------|-----|---|---------|
| Master | S | M-code  | NACK | Sr | SAD + W |     | RA |     | DATA |     | Р |         |
| Slave  |   |         |      |    |         | ACK |    | ACK |      | ACK |   |         |

n bytes + ack.

Sequence 6: HS-mode data transfer of the Master receiving multiple bytes of data from the Slave


| Speed  |               | FS-mode |  |    | le      |     |    |     |
|--------|---------------|---------|--|----|---------|-----|----|-----|
| Master | S M-code NACK |         |  | Sr | SAD + W |     | RA |     |
| Slave  |               |         |  |    |         | ACK |    | ACK |

| Speed  |    |         |     | HS-mo | ode |      |      |   | FS-mode |
|--------|----|---------|-----|-------|-----|------|------|---|---------|
| Master | Sr | SAD + R |     |       |     |      | NACK | Ρ |         |
| Slave  |    |         | ACK | DATA  | ACK | DATA |      |   |         |

(n-1) bytes + ack.



### I<sup>2</sup>C Timing Diagram



| Number          | Description  | MIN | MAX | Units |
|-----------------|--|-----|-----|-------|
| t <sub>0</sub>  | SDA LOW to SCL LOW transition (Start event)                | 50  | -   | ns    |
| t1              | SDA LOW to first SCL rising edge                           | 100 | -   | ns    |
| t2              | SCL pulse width: HIGH                                      | 100 | -   | ns    |
| t <sub>3</sub>  | SCL pulse width: LOW                                       | 100 | -   | ns    |
| t4              | SCL HIGH before SDA falling edge (Start Repeated)          | 50  | -   | ns    |
| t <sub>5</sub>  | SCL pulse width: HIGH during a S/Sr/P event                | 100 | -   | ns    |
| t <sub>6</sub>  | SCL HIGH before SDA rising edge (Stop)                     | 50  | -   | ns    |
| t7              | SDA pulse width: HIGH                                      | 25  | -   | ns    |
| t <sub>8</sub>  | SDA valid to SCL rising edge                               | 50  | -   | ns    |
| t <sub>9</sub>  | SCL rising edge to SDA invalid                             | 50  | -   | ns    |
| <b>t</b> 10     | SCL falling edge to SDA valid (when slave is transmitting) | -   | 100 | ns    |
| t <sub>11</sub> | SCL falling edge to SDA invalid (when slave is             | 0   | -   | ns    |
| Note            | Recommended I <sup>2</sup> C CLK                           | 2.5 | -   | μs    |

Table 8: I<sup>2</sup>C Timing (Fast Mode)



PART NUMBER: KX132-1211 Rev. 1.0 31-Jul-2019

#### **SPI** Communications

#### **4-Wire SPI Interface**

The KX132-1211 also utilizes an integrated 4-Wire Serial Peripheral Interface (SPI) for digital communication. The SPI interface is primarily used for synchronous serial communication between one Master device and one or more Slave devices. The Master, typically a micro controller, provides the SPI clock signal (SCLK) and determines the state of Chip Select (nCS). The KX132-1211 always operates as a Slave device during standard Master-Slave SPI operation.

4-wire SPI is a synchronous serial interface that uses two control and two data lines. With respect to the Master, the Serial Clock output (SCLK), the Data Output (SDI or MOSI) and the Data Input (SDO or MISO) are shared among the Slave devices. The Master generates an independent Chip Select (nCS) for each Slave device that goes LOW at the start of transmission and goes back HIGH at the end. The Slave Data Output (SDO) line, remains in a high-impedance (hi-z) state when the device is not selected, so it does not interfere with any active devices. This allows multiple Slave devices to share a master SPI port as shown in Figure 4 below.





Figure 4. 4-wire SPI Connections



31-Jul-2019

### 4-Wire SPI Timing Diagram



| Number         | Description   | MIN | MAX | Units |
|----------------|---|-----|-----|-------|
| t1             | CLK pulse width: HIGH                               | 45  |     | ns    |
| t2             | CLK pulse width: LOW                                | 45  |     | ns    |
| t <sub>3</sub> | nCS LOW to first CLK rising edge                    | 20  |     | ns    |
| t4             | nCS LOW after the final CLK rising edge to nCS HIGH | 20  |     | ns    |
| t <sub>5</sub> | SDI valid to CLK rising edge                        | 10  |     | ns    |
| t <sub>6</sub> | CLK rising edge to SDI invalid                      | 10  |     | ns    |
| t7             | CLK falling edge to SDO valid                       |     | 35  | ns    |

Table 9: 4-Wire SPI Timing

#### Notes


- 1. t<sub>7</sub> is only present during reads.
- 2. Timings are for VDD of 1.8V to 3.6V with 1kΩ pull-up resistor and maximum 20pF load capacitor on SDO.




PART NUMBER: KX132-1211 Rev. 1.0 31-Jul-2019

#### 4-Wire Read and Write Registers

The registers embedded in the KX132-1211 accelerometer have 8-bit addresses. Upon power up, the Master must write to the accelerometer's control registers to set its operational mode. On the falling edge of nCS, a 2-byte command is written to the appropriate control register. The first byte initiates the write to the appropriate register, and is followed by the user-defined, data byte. The MSB (Most Significant Bit) of the register address byte will indicate "0" when writing to the register and "1" when reading from the register. This operation occurs over 16 clock cycles. All commands are sent MSB first. **The host must return nCS HIGH for at least one clock cycle before the next data request.** However, when data is being read from a buffer read register (BUF\_READ), the nCS signal can remain LOW until the buffer is read. Figure 5 below shows the timing diagram for carrying out an 8-bit register write operation.



In order to read an 8-bit register, an 8-bit register address must be written to the accelerometer to initiate the read. The MSB of this register address byte will indicate "0" when writing to the register and "1" when reading from the register. Upon receiving the address, the accelerometer returns the 8-bit data stored in the addressed register. This operation also occurs over 16 clock cycles. All returned data is sent MSB first, and the host must return nCS HIGH for at least one clock cycle before the next data request. Figure 6 shows the timing diagram for an 8-bit register read operation.





PART NUMBER: KX132-1211 Rev. 1.0 31-Jul-2019

#### **3-Wire SPI Interface**

The KX132-1211 also utilizes an integrated 3-Wire Serial Peripheral Interface (SPI) for digital communication. 3-wire SPI is a synchronous serial interface that uses two control lines and one data line. With respect to the Master, the Serial Clock output (SCLK), the Data Output/Input (SDI) are shared among the Slave devices. The Master generates an independent Chip Select (nCS) for each Slave device that goes LOW at the start of transmission and goes back HIGH at the end. This allows multiple Slave devices to share a master SPI port as shown in Figure 7 below.





Figure 7: KX132-1211 3-wire SPI Connections



31-Jul-2019

### 3-Wire SPI Timing Diagram



| Number         | Description   | MIN | MAX | Units |
|----------------|---|-----|-----|-------|
| t1             | CLK pulse width: HIGH                                   | 45  | -   | ns    |
| t2             | CLK pulse width: LOW                                    | 45  | -   | ns    |
| t <sub>3</sub> | nCS LOW to first CLK rising edge                        | 20  | -   | ns    |
| t4             | nCS LOW after the final CLK falling edge to nCS HIGH    | 20  | -   | ns    |
| t <sub>5</sub> | SDI valid to CLK rising edge                            | 10  | -   | ns    |
| t <sub>6</sub> | CLK rising edge to SDI input invalid                    | 10  | -   | ns    |
| t7             | CLK extra clock cycle rising edge to SDI output becomes | -   | -   | ns    |
| t <sub>8</sub> | CLK falling edge to SDI output becomes valid            | -   | 35  | ns    |

Table 10: 3-Wire SPI Timing

Notes

- 1.  $t_7$  and  $t_8$  are only present during reads
- 2. Timings are for VDD of 1.8V to 3.6V with  $1k\Omega$  pull-up resistor and maximum 20pF load capacitor on SDI.
- 3. The SDO/ADDR pin is configured in a high-impedance input-state, and must be externally tied to GND or IO\_VDD



PART NUMBER: KX132-1211 Rev. 1.0 31-Jul-2019

#### 3-Wire Read and Write Registers

The registers embedded in the KX132-1211 accelerometer have 8-bit addresses. Upon power up, the Master must write to the accelerometer's control registers to set its operational mode. On the falling edge of nCS, a 2-byte command is written to the appropriate control register. The first byte initiates the write to the appropriate register, and is followed by the userdefined, data byte. The MSB (Most Significant Bit) of the register address byte will indicate "0" when writing to the register and "1" when reading from the register. A read operation occurs over 17 clock cycles and a write operation occurs over 16 clock cycles. All commands are sent MSB first. **The host must return nCS HIGH for at least one clock cycle before the next data request**. However, when data is being read from a buffer read register (BUF\_READ), the nCS signal can remain LOW until the buffer is read. Figure 8 below shows the timing diagram for carrying out an 8-bit register write operation.

NOTE\*\* If a STOP condition is sent on the least significant bit of write data or the following master acknowledge cycle, the last write operation is not guaranteed and it would cause unexpected register write.




Figure 8: Timing Diagram for 8-Bit Register Write Operation

In order to read an 8-bit register, an 8-bit register address must be written to the accelerometer to initiate the read. The MSB of this register address byte will indicate "0" when writing to the register and "1" when reading from the register. Upon receiving the address, the accelerometer returns the 8-bit data stored in the addressed register. For 3-wire read operations, one extra clock cycle between the address byte and the data output byte is required. Therefore, this operation occurs over 17 clock cycles. All returned data is sent MSB first, and the host must return nCS HIGH for at least one clock cycle before the next data request. Figure 9 shows the timing diagram for an 8-bit register read operation.




Figure 9: Timing Diagram for 8-Bit Register Read Operation



PART NUMBER:

KX132-1211

Rev. 1.0

31-Jul-2019

### **Revision History**

| Revision | Description         | Date        |
|----------|---------------------|-------------|
| 1.0      | Production Release. | 31-Jul-2019 |

"Kionix" is a registered trademark of Kionix, Inc. Products described herein are protected by patents issued or pending. No license is granted by implication or otherwise under any patent or other rights of Kionix. The information contained herein is believed to be accurate and reliable but is not guaranteed. Kionix does not assume responsibility for its use or distribution. Kionix also reserves the right to change product specifications or discontinue this product at any time without prior notice. This publication supersedes and replaces all information previously supplied.



### Appendix

The following Notice is included to guide the use of Kionix products in its application and manufacturing processes. Kionix, Inc., is a ROHM Group company. For purposes of this Notice, the name "ROHM" would also imply Kionix, Inc.

# Notice

#### Precaution on using ROHM Products

1. Our Products are designed and manufactured for application in ordinary electronic equipment (such as AV equipment, OA equipment, telecommunication equipment, home electronic appliances, amusement equipment, etc.). If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment (<sup>Note 1)</sup>, transport equipment, traffic equipment, aircraft/spacecraft, nuclear power controllers, fuel controllers, car equipment including car accessories, safety devices, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

| (Note1) Medical Equipment Classification of the Specific Applications |
|---|
|---|

| JÁPAN  | USA     | EU         | CHINA   |
|--------|---------|------------|---------|
| CLASSⅢ | CLASSⅢ  | CLASS II b | CLASSII |
| CLASSⅣ | CLASSII | CLASSⅢ     | CLASSI  |

- 2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
  - [a] Installation of protection circuits or other protective devices to improve system safety
  - [b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
- 3. Our Products are designed and manufactured for use under standard conditions and not under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
  - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
  - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
  - [c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl<sub>2</sub>, H<sub>2</sub>S, NH<sub>3</sub>, SO<sub>2</sub>, and NO<sub>2</sub>
  - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
  - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
  - [f] Sealing or coating our Products with resin or other coating materials
  - [g] Use of our Products without cleaning residue of flux (Exclude cases where no-clean type fluxes is used. However, recommend sufficiently about the residue.); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
  - [h] Use of the Products in places subject to dew condensation
- 4. The Products are not subject to radiation-proof design.
- 5. Please verify and confirm characteristics of the final or mounted products in using the Products.
- 6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- 7. De-rate Power Dissipation depending on ambient temperature. When used in sealed area, confirm that it is the use in the range that does not exceed the maximum junction temperature.
- 8. Confirm that operation temperature is within the specified range described in the product specification.
- 9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

#### Precaution for Mounting / Circuit board design

- 1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- 2. In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

#### Precautions Regarding Application Examples and External Circuits

- 1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
- 2. You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

#### **Precaution for Electrostatic**

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

#### Precaution for Storage / Transportation

- 1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
  - [a] the Products are exposed to sea winds or corrosive gases, including Cl<sub>2</sub>, H<sub>2</sub>S, NH<sub>3</sub>, SO<sub>2</sub>, and NO<sub>2</sub>
  - [b] the temperature or humidity exceeds those recommended by ROHM
  - [c] the Products are exposed to direct sunshine or condensation
  - [d] the Products are exposed to high Electrostatic
- 2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
- 3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
- 4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

#### **Precaution for Product Label**

A two-dimensional barcode printed on ROHM Products label is for ROHM's internal use only.

#### Precaution for Disposition

When disposing Products please dispose them properly using an authorized industry waste company.

#### Precaution for Foreign Exchange and Foreign Trade act

Since concerned goods might be fallen under listed items of export control prescribed by Foreign exchange and Foreign trade act, please consult with ROHM in case of export.

#### **Precaution Regarding Intellectual Property Rights**

- 1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data.
- 2. ROHM shall not have any obligations where the claims, actions or demands arising from the combination of the Products with other articles such as components, circuits, systems or external equipment (including software).
- 3. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the Products or the information contained in this document. Provided, however, that ROHM will not assert its intellectual property rights or other rights against you or your customers to the extent necessary to manufacture or sell products containing the Products, subject to the terms and conditions herein.

#### **Other Precaution**

- 1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
- 2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
- 3. In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
- 4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.