





Terms of Use. The contents are provided "AS IS". DIGILENT DISCLAIMS ALL WARRANTIES, EITHER EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF INTELLECTUAL PROPERTY. The contents could contain technical inaccuracies, typographical errors or out-of-date information. Information may be updated or changed at any time, without notice. Use of such information is therefore at your own risk. Digilent may at any time revise these Terms of Use. You are bound by such revisions and should therefore visit <https://store.digilentinc.com/terms-of-use/> to review the current Terms of Use.

Limitation of Liability. DIGILENT WILL NOT BE LIABLE FOR DIRECT, INDIRECT, SPECIAL, INCIDENTAL, COVER, ECONOMIC, OR CONSEQUENTIAL DAMAGES ARISING OUT OF THE USE OR INABILITY TO USE THE CONTENTS EVEN IF DIGILENT IS ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

**Sheet      Circuit**







1.      **LEDs, Buttons**
2.      **PMOD Ports**
3.      **SYZYGY Ports**
4.      **Ethernet and SD Card**
5.      **USB OTG**
6.      **FPGA Configuration**
7.      **DDR and MIO Banks**
8.      **FPGA Banks**
9.      **FPGA Power**
10.     **DDR3L Memory**
11.     **DDR3L Termination**
12.     **Platform MCU**
13.     **Power Regulation**
14.     **Power Regulation**
15.     **Power Regulation and Sequencer**



Foot  
F1  
Foot  
F2





Title <b>Eclipse Z7</b>		Rev <b>B.1</b> Copyright 2019
Circuit LEDs, Buttons		
Doc#	500-393	
Engineer	MTA	
Author	GMA	
Date	9/11/2019	
Sheet#	1 out of 15	









Title		Rev
<h1>Eclipse Z7</h1>		<b>B.1</b>
		Copyright 2019
Circuit	Pmod Ports	
Doc#	500-393	
Engineer	MTA	
Author	GMA	
Date	9/11/2019	
Sheet#	2 out of 15	






Title <b>Eclipse Z7</b>		Rev <b>B.1</b> Copyright 2019
Circuit SYZYGY Ports		
Doc# 500-393		
Engineer MTA		
Author GMA		
Date 9/11/2019		
Sheet# 3 out of 15		








Title		Rev
<b>Eclipse Z7</b>		<b>B.1</b>
		Copyright 2019
Circuit	Ethernet and SD Card	
Doc#	500-393	
Engineer	MTA	
Author	GMA	
Date	9/11/2019	
Sheet#	4 out of 15	






Title <b>Eclipse Z7</b>		Rev <b>B.1</b> Copyright 2019
Circuit	UST OTG	
Doc#	500-393	
Engineer	MTA	
Author	GMA	
Date	9/11/2019	
Sheet#	5 out of 15	






Title <b>Eclipse Z7</b>		Rev <b>B.1</b> Copyright 2019
Circuit FPGA Configuration		
Doc# 500-393		
Engineer MTA		
Author GMA		
Date 9/11/2019		
Sheet# 6 out of 15		







Title <b>Eclipse Z7</b>		Rev <b>B.1</b> Copyright 2019
Circuit DDR and MIO Banks	Doc# 500-393	
Engineer MTA	Author GMA	
Date 9/11/2019	Sheet# 7 out of 15	




IC17B XC7Z020-1CLG484C



IC17C XC7Z020-1CLG484C





IC17D XC7Z020-1CLG484C



IC17E XC7Z020-1CLG484C

UG933 says to connect the I/O pins of an unused bank to the same potential as the VCC0 pins of that bank.










Title	Eclipse Z7		Rev	B.1
Circuit	FPGA Banks		Copyright	2019
Doc#	500-393			
Engineer	MTA			
Author	GMA			
Date	9/11/2019			
Sheet#	8 out of 15			














Title <b>Eclipse Z7</b>		Rev <b>B.1</b> Copyright 2019
Circuit DDR3L Memory		
Doc# 500-393		
Engineer MTA		
Author GMA		
Date 9/11/2019		
Sheet# 10 out of 15		










UC933 says that if a resistor divider is used to generate DDRVREF then a separate divider and high frequency decoupling capacitor should be used for each IC.











Title <b>Eclipse Z7</b>		Rev <b>B.1</b> Copyright 2019
Circuit DDR3L Termination		
Doc# 500-393		
Engineer MTA		
Author GMA		
Date 9/11/2019		
Sheet# 11 out of 15		









J9  
 No Load  
 Program/Debug using MPLAB SNAP Debugger  
 Pin 2 of the SNAP connects to pin 1 on the board  
 SNAP Pinout: <http://microchipdeveloper.com/pickit4-interface-pinouts>



Title		Rev
<b>Eclipse Z7</b>		<b>B.1</b>
Circuit		Copyright 2019
Platform MCU		
Doc#	500-393	
Engineer	MTA	
Author	GMA	
Date	9/11/2019	
Sheet#	12 out of 15	







ISENSE\_GAIN = 10A/V for all channels  
 TON\_RAMP\_RATE = 0.25V/ms for all channels

Note: VADJC\_MIN = 1.875V  
 Note: VADJC\_DEFAULT = 2.5V  
 Note: VADJC\_MAX = 5.84V

Note: our desired switching frequency is 892.1KHz, which would typically require a 205K resistor connected to RCLOCK\_SYNC. However, because we want to synchronize to an external 892.1KHz clock we must use a resistor that sets the switching frequency approximately 30% lower than the external clock. Therefore we use a 300K resistor to set the internal switching frequency to 621.8KHz.

Title <b>Eclipse Z7</b>		Rev <b>B.1</b> Copyright 2019
Circuit Power Regulation	Doc# 500-393	
Engineer MTA	Author GMA	
Date 9/11/2019	Sheet# 13 out of 15	



ISENSE\_GAIN = 10A/V for all channels  
TON\_RAMP\_RATE = 0.25V/ms for all channels






Note: VADIA\_MIN = 1.2V  
Note: VADIA\_DEFAULT = 1.6V  
Note: VADIA\_MAX = 3.74V

Note: VADJB\_MIN = 1.2V  
Note: VADJB\_DEFAULT = 1.6V  
Note: VADJB\_MAX = 3.74V













Title		Rev
<h1>Eclypse Z7</h1>		<b>B.1</b>
Circuit		Power Regulation
Doc#	500-393	Copyright 2019
Engineer	MTA	
Author	GMA	
Date	9/11/2019	
Sheet#	14 out of 15	



Note: Input Voltage 12V only!



Input Voltage Enable Threshold			
	MIN	TYPICAL	MAX
TURN ON	10.038V	10.221V	10.407V
TURN OFF	9.791V	9.969V	10.150V



Title <b>Eclipse Z7</b>		Rev <b>B.1</b> Copyright 2019
Circuit Regulation and Sequencer		
Doc#	500-393	
Engineer	MTA	
Author	GMA	
Date	9/11/2019	
Sheet#	15 out of 15	